- support@husseinkey.com
- livechat
Analog Devices Inc. AD9699 14-Bit 3GSPS Analog-to-Digital Converter (ADC) has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This product is designed to support applications capable of direct sampling wide bandwidth analog signals of up to 5GHz. The −3dB bandwidth of the ADC input is 9GHz. The AD9699 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.
The ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. The ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs. The ADC data outputs are internally connected to four digital down-converters (DDCs) through a crossbar multiplexer (mux). Each DDC consists of up to five cascaded signal processing stages: a 48-bit frequency translator (numerically controlled oscillator (NCO)) and up to four half-band decimation filters. The NCO can select preset bands over the general-purpose input/output (GPIO) pins, enabling the selection of up to three bands. The operation of the AD9699 between the DDC modes is selectable via a serial peripheral interface (SPI)-programmable profiles.
In addition to the DDC blocks, the AD9699 has several functions that simplify the automatic gain control (AGC) function in a communications receiver. The programmable threshold detector allows the incoming signal power to be monitored using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an over-range condition at the ADC input. In addition to the fast detect outputs, the AD9699 also offers signal monitoring capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.
The user can configure the Subclass 1 JESD204B-based high-speed serialized output in various one-lane, two-lane, four-lane, and eight-lane configurations, depending on the DDC configuration of the acceptable lane rate of the receiving logic device. Multi-device synchronization is supported through the SYSREF± and SYNCINB± input pins. The AD9699 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 3-wire SPI. The Analog Devices Inc. AD9699 is available in a Pb-free, 12mm × 12mm, 196-ball BGA and is specified over the −40°C to +85°C ambient temperature range.
